

STREAMLINING OPERATIONS

Test operations, generally considered costly, yet necessary, add value to device manufacturing when optimized for efficiency. This session offers a variety of approaches that promise high yields, lean manufacturing, maximized performance at minimal costs, and optimized production times. The first paper discusses a method of incorporating multidimensional Monte Carlo analysis simulation with known design parameters to focus manufacturing improvement efforts and maximize alignment performance while minimizing costs. Presented next is a method for redefining test tooling design rules to gain process margin and prevent substrate chipping caused by test handler misalignment. Zero-cost, software based, virtual tool checkers that bring the whole production area towards a manufacturing LEAN direction is then discussed. Wrapping things up is a paper on a screwless socket and dual pin testing concept said to greatly enhance the robustness and efficiency of IC testing.

Improving Socket Alignment Performance Using Monte Carlo Analysis Techniques and Manufacturing Controls

Daniel DeVecchio, Dustin Allison—Interconnect Devices Incorporated

Tooling Stack-up Process Margin Improvement

Mook Koon Wong, Boon Hor Phee—Intel Malaysia

Zero Cost Virtual Tool Checker

Seong Guan Ooi—Intel Technology Sdn. Bhd.

Enablers for Robust & Fast Online Trouble-shooting for High Parallelism Testing

Benedict Loh—Infineon Technologies

Kohei Hironaka—NHK Spring Co. Ltd.

Michelle Ng—TestPro



This Paper

COPYRIGHT NOTICE

The paper(s) in this publication comprise the Proceedings of the 2013 BiTS Workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the 2013 BiTS Workshop. This version of the papers may differ from the version that was distributed in hardcopy & softcopy form at the 2013 BiTS Workshop. The inclusion of the papers in this publication does not constitute an endorsement by BiTS Workshop, LLC or the workshop's sponsors.

There is NO copyright protection claimed on the presentation content by BiTS Workshop, LLC. (Occasionally a Tutorial and/or TechTalk may be copyrighted by the author). However, each presentation is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

The BiTS logo and 'Burn-in & Test Strategies Workshop' are trademarks of BiTS Workshop, LLC. All rights reserved.

Zero Cost Virtual Tool Checker

Seong Guan Ooi
Intel Technology Sdn Bhd



2013 BiTS Workshop
March 3 - 6, 2013



Content

- Problem statement
- Project Concept & Algorithm
- Project Application
- Results & Data Interpretation
- Summary
- Acknowledgement



03/2013

Zero Cost Virtual Tool Checker

2

Problem Statement

- Challenges in equipment troubleshooting today
 - **Reactive** - Solve problem when problem happen.
 - **Time consuming** – To identify problem root cause in a complex test cell.
 - **Unpredictable** – Lack of real time in-depth test cell health tracking system.
 - **System Complexity** – Problem might consists of tester, handler, load board, docking, pogo pins, socket, etc.
 - **Human dependency** – In-depth test methodology knowledge and troubleshooting experience required.

No standard method to resolve a day to day production issue.

03/2013

Zero Cost Virtual Tool Checker


3

Project Concept & Algorithm



Project Concept & Algorithm

- Theory & Concept
 - Gain, Offset & Time Domain Reflectometry (TDR)
- Project Algorithm Overview
- Calibration
 - Type of ATE calibration
 - Calibration file content
 - Calibration file handling
- Statistical Analysis Software (JMP)
- Scheduler email system



03/2013

Zero Cost Virtual Tool Checker

5

Theory & Concept

- Gain
 - A measure of the ability of a circuit to increase the power or amplitude of a signal from the input to the output, by adding energy to the signal.
 - Voltage Gain
$$V_{Gain} = 20 \log \left(\frac{V_{out}}{V_{in}} \right) dB$$
 - Current Gain
$$I_{Gain} = 20 \log \left(\frac{I_{out}}{I_{in}} \right) dB$$
- Offset
 - Imbalances of a result signal


03/2013

Zero Cost Virtual Tool Checker

6

Theory & Concept

- Time Domain Reflectometry (TDR)
 - A measurement technique used to determine the characteristics of electrical lines by observing reflected waveforms.
 - Checking criteria:
 - Magnitude
 - Duration
 - Shape of the waveform.



$$\text{Gain} + \text{Offset} + \text{TDR} =$$

~1 ↓ ↓




03/2013

Zero Cost Virtual Tool Checker

7

Project Flow Overview



03/2013

Zero Cost Virtual Tool Checker

8

Type of ATE Calibration

	External Reference Calibration	Internal Reference Calibration	Load Board Calibration
Accessible	User	Test system	Test system
Calibration Equipment Require	<ul style="list-style-type: none"> HP53151A frequency counter HP3458A digital voltmeter (DVM) 	<ul style="list-style-type: none"> System reference clock System DC reference board 	<ul style="list-style-type: none"> Load board Tester
Purpose	Measure and adjust internal system reference, using traceable external equipment.	Adjust system instrumentation precision via internal standards.	Adjust signal path losses from load board to device under test (DUT) via internal standards.
Calibration Frequency	Monthly, quarterly, semi-annual or annual	<ul style="list-style-type: none"> Loading test program Within a fix time interval based on spec 	<ul style="list-style-type: none"> Loading new test program. Condition parameter change


03/2013

Zero Cost Virtual Tool Checker


9

Type of ATE Calibration

Internal Calibration




External Calibration



```

calibrating voltmeter
calibrating source 1
calibrating source 2
calibrating source 3
calibrating source 4
calibrating DUT source 1
calibrating DUT source 5
calibrating DUT source 6
calibrating DUT source 7
calibrating DUT HCU 2
calibrating DUT HCU 3
calibrating DUT HCU 4
calibration complete
...starting vhfawg #1 calibration
...starting vhfawg Z-cal check
...starting vhfawg detector drift check
...starting vhfawg DC drift check
...starting vhfawg VCA drift check
...starting vhfawg VCA cal
...starting awg1an ppmu calibration
...vhfawg #1 calibration passed
    
```



03/2013

Zero Cost Virtual Tool Checker


10

Load Board Calibration


- Load board calibration
 - Generated by tester while loading test program
 - Compensate channel losses through transmission lines
 - Stored under a specific location at tester workstation for reference purposes



Tester



Load board



Calibration files

03/2013

Zero Cost Virtual Tool Checker

11

Calibration File Content

- Uniqueness of calibration files are:
 - File name constructed from test program & load board ID
 - Consist of instrument channels compensation data used for test
 - Data stored are up to board serial number level

Calibration file path

```

/export/home/pgtig05/image.svr4/tester/pgtig05-t/cal
pgtig05% ls hsd50_*
hsd50_82575A2EB_R3_52x2CL_BF_82575_301_Cal_Set_h1_cal_11.log.Z
hsd50_82575A2EB_R3_52x2CL_BF_82575_302_Cal_Set_h1_cal_11.log.Z
hsd50_82575A2EB_R3_52x2QA_BF_82575_302_Cal_Set_h1_cal_11.log.Z
hsd50_82576A1EB_Only_R2_7x2CL_BF_82576_036_Cal_Set_h1_cal_11.log.Z
hsd50_82576A1EB_Only_R2_7x2CL_BF_82576_041_Cal_Set_h1_cal_11.log.Z
hsd50_82576A1EB_Only_R2_7x2CL_BF_82576_045_Cal_Set_h1_cal_11.log.Z
    
```

Type

Test program name

Load board ID

Compressed

03/2013

Zero Cost Virtual Tool Checker

12

Calibration File Content

- A new calibration file will be generated when:
 - No previous calibration data file found in tester workstation
 - Change in load board or tester instrument
 - Change in tester environmental temperature (+/- 3°C)
 - Validation period expired (1 year)
- Calibration file consists test parameters such as:
 - VOL, VOH, IOL, IOH, VIL, VIH, TDR, etc.

```
channel # 3      gain      offset
c0003 vol1      0.9954    0.015229
c0003 voh       0.99479  0.011252
c0003 iol       1.0095    0.00015191
c0003 ioH       1.002     9.9535e-05
c0003 vil       1.0044    -0.028946
c0003 vih       1.0043    -0.020969
```

Instrument
information

Date & time

Channel
parameter and
calibration results

```
hsd50_82575A2EB_R3_52x2CL_BF_82_75_333_cal_Set: Fri Jan 4 15:20:02 2013
CAGE   CAGE_#  SLOT  ID          SER_NUM    REV_NUM
TIME  1  22    94978200   30139ab    b
TESTHEAD 0  33    80590202   29139F    a
TESTHEAD 0  36    80590202   291809    a
TESTHEAD 0  35    80590202   29109d    a
TESTHEAD 0  34    80590202   11d55ad   a
```


03/2013

Zero Cost Virtual Tool Checker

13

Calibration File Handling

- UNIX shell script was developed to help on calibration data extraction from tester computer to server.




03/2013

Zero Cost Virtual Tool Checker

14

Statistical Analysis Software

- JMP was used to perform data analysis on the extracted data which is stored inside data server along with a customized JMP script.




03/2013

Zero Cost Virtual Tool Checker

15

Scheduler Email System

- Scheduler email system was setup to distribute JMP analysis results to all stakeholders in a routine manner.



03/2013

Zero Cost Virtual Tool Checker

16

Project Application




Project Application

- Applicable to Unix & Windows based ATE which perform load board calibration while loading test program.
- Up to channel level parametric comparison with reference to tester or load board (user defined).
- Simple setup procedures:
 - Develop Unix script for raw data processing
 - Develop data analysis script & determine key parameters for monitoring
 - Setup scheduler email system and share drive access
- Stakeholders receive scheduler email and perform investigation based on outlier triggers – marginal tools.

Project Application

- Overall project application flow are shown as below:




03/2013

Zero Cost Virtual Tool Checker

19

Raw Data Processing

- Raw data processing stages (Tester workstation)



03/2013

Zero Cost Virtual Tool Checker

20

Raw Data Processing

```

CAL_VERSION: 11
CAL_INFO:
HSD Calibration Parameters
Testhead:
Range:
m_clk:
cal_enabled: ffffffff debug_flags: 00000000
sl1_dac_min: 0 sl1_dac_max: 16383 sync_tg: 5123123 autoloop:
temperature_sf:
Temperature_th:
Target_line:1
Mode
target
rising
falling
dut_relay
scm
Shorted cal
Diffmode
Swing
rsvload_cal
cal_type
cal_pst
target_rise
target_fall
cal_freq
dut_voh
dut_voi
dut_rise_time
dut_fall_time
    
```



Tester	TIU_ID	Channel	Parameter	Gain	Offset
pgt05	TIU301	C0001	vol	0.99496	0.017761
pgt05	TIU301	C0001	voh	0.99603	0.011202
pgt05	TIU301	C0001	iol	1.006	0.0013925
pgt05	TIU301	C0001	ioh	0.99995	0.00032654
pgt05	TIU301	C0001	vil	1.0043	-0.027669
pgt05	TIU301	C0001	vih	1.0039	-0.022194
pgt05	TIU301	C0002	vol	0.99576	0.0076058
pgt05	TIU301	C0002	voh	0.99536	0.013923
pgt05	TIU301	C0002	iol	1.0031	0.00026961
pgt05	TIU301	C0002	ioh	0.99934	0.00026297
pgt05	TIU301	C0002	vil	1.0048	-0.030337
pgt05	TIU301	C0002	vih	1.0041	-0.021741
pgt05	TIU301	C0003	vol	0.99516	0.0015038
pgt05	TIU301	C0003	voh	0.99508	0.016096
pgt05	TIU301	C0003	iol	1.0069	8.67E-05
pgt05	TIU301	C0003	ioh	0.999	8.00E-05
pgt05	TIU301	C0003	vil	1.0033	-0.030718
pgt05	TIU301	C0003	vih	1.0046	-0.02113
pgt05	TIU301	C0004	vol	0.9946	-0.0031533
pgt05	TIU301	C0004	voh	0.99623	0.0046459
pgt05	TIU301	C0004	iol	1.0073	1.04E-05
pgt05	TIU301	C0004	ioh	1.0002	0.00012133
pgt05	TIU301	C0004	vil	1.0042	-0.027624
pgt05	TIU301	C0004	vih	1.0045	-0.023434

Raw calibration file converted to JMP readable files in order to proceed for data analysis.

03/2013

Zero Cost Virtual Tool Checker


21

Results & Data Interpretation



Graphical Analysis Result

1). Detect channel performance differences between load boards.



Action: Troubleshoot problematic load board on the specific channel.


03/2013

Zero Cost Virtual Tool Checker

23

Graphical Analysis Result

2). Detect tester marginal issue on specific channel



Action: Change tester pogo pin or marginal failing instrument board.


03/2013

Zero Cost Virtual Tool Checker

24

Graphical Analysis Result

3). Detect trace length differences on different load boards via TDR calibration data



Action: Check load board Gerber file and ensure trace length compliance.

03/2013


Zero Cost Virtual Tool Checker

25

Graphical Analysis Result

4). Detect trace length design issue via TDR calibration data

Observed high TDR data shown across same channels at different testers



Action: Check load board Gerber file and ensure trace length compliance.

03/2013

Zero Cost Virtual Tool Checker

26

Project Summary

- Implementation of project is FAST & SIMPLE.
- Applicable to both Unix and Windows based ATE.
- Project Advantages:
 - Simplify data analysis task by using scheduler auto-scripts
 - Real time marginal tools monitoring
 - Detect marginal tools performance with reference to analyzed data
 - Detect load board design issue via TDR calibration data
 - Improve overall tool stability through early problem detection
- Improvement areas based on pilot assessment:
 - 15% unscheduled downtime improvement
 - 0.5% product yield improvement

03/2013

Zero Cost Virtual Tool Checker

27

Acknowledgement

- LT Yew (Test Engineering Manager)
- TS Yeoh (Principal Engineer)
- KC Cheng (Engineering GL)
- BK Lee (Yield Engineer)
- Katerine Goh (IT Engineer)



03/2013

Zero Cost Virtual Tool Checker

28